DEV Community

# vlsi

Posts

👋 Sign in for the ability to sort posts by relevant, latest, or top.
Getting Started With Verilog
silicon_monks profile

Getting Started With Verilog

#verilog #vlsi #rtldesign #digital
Comments
4 min read
VHE: Why Gate-Level Simulation Breaks at Scale (and What We Tried Instead)
wiowiztech profile

VHE: Why Gate-Level Simulation Breaks at Scale (and What We Tried Instead)

#verification #hardware #vlsi #gpu
Comments
2 min read
Parallel Region-Based Routing on OpenROAD: Scaling Beyond Multithreading
wiowiztech profile

Parallel Region-Based Routing on OpenROAD: Scaling Beyond Multithreading

#openroad #vlsi #eventdriven #asic
Comments
2 min read
Why Coverage Signoff Still Fails (Even with Better Tools)
wiowiztech profile

Why Coverage Signoff Still Fails (Even with Better Tools)

#verification #vlsi #hardware #eventdriven
Comments
2 min read
Chiplets, Made Practical: What Breaks When You Actually Try to Build One
wiowiztech profile

Chiplets, Made Practical: What Breaks When You Actually Try to Build One

#chiplets #vlsi #asic #hardware
Comments
2 min read
Verilog Overview: How to Write Verilog Code
semiwavetechnologies profile

Verilog Overview: How to Write Verilog Code

#asic #verilog #digitalelectronics #vlsi
1
Comments
4 min read
loading...